

B. Tech Project Report

Microcontroller Based Power Distribution Monitoring & Control

Project Guide: Dr S. P. Das

Submitted By -

Alekh Jindal (Y2038) Yash Agarwal (Y2436)

Acknowledgements

We would like to express our sincere gratitude to Dr S. P. Das, Associate Professor, Department of Electrical Engineering, IIT Kanpur, for his continuous encouragement and support. During the topic finalizing period he helped us fix a target and then it was real fun chasing it. Dr Das initiated us with a very simple approach and thereon building the complexity as the project moved on. We are grateful to him for giving us such a wonderful learning experience.

We are also highly grateful to Mr. Kapil Deo, In-charge, Microprocessor Lab, for his support and cooperation over strenuous long hours. It was due to his urge and motivation that we were able to realize this project.

We are also thankful to Mr. J Phani Kumar, M. Tech Student, and to Mr. Ranjan Kumar Behara, PhD Student, for their useful help and support.

Contents

1. 1.1 1.2 1.3 1.4 1.5	H H H	n Motivation Project Idea Reinventing the wheel Project Implementation Organization of the Report
2.	Overall Pro	oject Design
3. 3.1 3.2 3.3 3.4	I (rminal Unit Real Time Sampling Computations Digital output Communication Handler
4.	Base Statio	n
5. 5.1 5.2 5.3 5.4	I I I	I Network Protocol(DNP) 3.0 Introduction Design Implementation Layering
6.	Schematics	of Wireless Communication
7. 7.1 7.2 7.3 7.4	C A H	undancy Check(CRC) Objective Algorithm Hardware Implementation Software Implementation
8. 8.1 8.2 8.3	I	tal Results and Discussions Performance Source of Error Snapshots of work
9.	Conclusion	
10.	References	
		Assembly Codes LabVIEW Codes

Abstract

This project aims to automate the process of obtaining data relating to power distribution such as from a substation or transformer and to control a circuit breaker, a motor, or a valve. The system consists of a Base Station and a Remote Terminal Unit (RTU). Base Station is a Desktop PC running a graphical user interface (GUI) generated in labVIEW. RTU is 80196KC microcontroller-based Terminal which is located at a remote substation / transformer. The RTU being compact can even be installed on the pole top of a transformer. It measures the voltages and currents of input lines, and calculates RMS values of voltages and currents along with average power of the line. The Base Station and the RTU communicate via serial link through RS-232 ports. The physical medium can be wired or wireless using BiM-418-F transceiver chips.

The GUI at Base Station allows user to monitor RMS voltage, current and average power of any line. Monitoring can be instantaneous or in continuous mode. Thereafter energy audit and other forms of analysis can be carried out at the base station, where data from all the different substations will be available. In addition to this, there is also some control capability at the base station. The operator can operate on digital lines i.e. switch on or switch off any breaker connected to the RTU.

To ensure validity of exchanged data and standardization in the process, distributed network protocol (DNP 3.0). It helps in overcoming noise and signal distortion. DNP3 software is layered to provide reliable data transmission. Layering also helps to organize the transmission of data and commands. The three layers in DNP3 protocol are: *application layer*, *data link layer* and *physical layer*. The project implements Multi-drop DNP3 architecture whereby one master communication device (Base Station) is connected to several slave communication devices (RTUs). To ensure reliability, error detection algorithm cyclic redundancy check (CRC) is used. It is used along with DNP 3.0 protocol. CRC algorithms are designed to maximize the probability of error detection. The probability that a message contains errors and the CRC stills checks out is very low.

Key words: Intel 80196 microcontroller, LabVIEW 7.1, Power Distribution System, Remote Terminal Unit, DNP 3.0 protocol, Base Station

1. Introduction

1.1 Motivation

The motivation for this project comes from the need for an efficient system of energy management. Efficient power distribution requires interactive monitoring and control of the distribution/transmission network. Moreover in India, a substantial portion of energy is drained by unauthorized power consumption, thereby requiring further attention. In order to cope up with increasing demand of reliable and quality power, there is a need for automated maintenance with provisions for dealing with cases of failure.

1.2 Project Idea

This project aims to provide an automated system whereby energy flow can be closely monitored and controlled remotely. The plan is to come up with an integrated microcontroller based wireless remote terminal unit. The terminal unit would be operating in the actual field setting and would be concerned with monitoring and control of the distribution network. This necessitates the terminal unit to be integrated and robust. The terminal unit would be operated from the base station via user friendly software tools. This provides the facility of post processing and analysis centrally and in a more rigorous manner. This will enable the detection of distribution bottle necks and will also account for the high losses that are being incurred.

A two way wireless communication link would be used to communicate between the terminal unit and the base station. Base station links together several terminal units and hence acts as a central server for the different power distribution links. The central nature of the base station is specifically useful since network wide view of the power distribution can be visualized. This can help in taking actions on a part of network due to events occurring on some other part of the network.

1.3 Reinventing the Wheel

A similar solution has been previously proposed but it differs from this project in the following sense –

- 1. This project focuses on an integrated remote terminal unit (RTU). A 16 bit microcontroller instead of a PC based setup can suffice the purpose of RTU controller.
- 2. The RTU is expected to be typically 1/4th the size of the existing solution.
- 3. Given its robustness, this RTU can be installed at pole tops or at locations remote in real sense.
- 4. Wireless communication link is being established which uses distributed network protocol (DNP 3.0).

- 5. A centralized base station (for all RTUs) with user friendly graphical user interface (GUI) is being provided to the end user.
- 6. It is a low cost solution.

1.4 Project Implementation

Remote Terminal Units (RTUs) will be mounted on all transformers distribution network. These RTUs would have the capability to measure line currents and line voltages (through the use of Current Transformers and Potential transformers). They would then transmit this data, on a periodic basis, to a central base station, which would be located in the substation. Each distribution transformer would have complete accountability for the power that it is extracting from the grid. Similarly, every substation would have complete information about power flow in its part of the grid.




Fig 1.1 - Project Schematic

1.5 Organization of the Report

Following this brief introduction about project idea, motivation and implementation we have the subsequent report organized as follows.

Overall Project Design: It elaborates the project design and the main components of the system.

Remote Terminal Unit : This section discusses how the various functions (like real time sampling, A/D conversion and so on) at the RTU have been implemented using the Intel 80196 microcontroller.

Base Station: The Graphical User Interface (GUI) that has been developed using LabVIEW is explained here.

Distributed Network Protocol (DNP) 3.0: This protocol is being implemented in this semester and here it is explained in detail. Along with the design, the implementation of DNP in the project is discussed. Lastly the three layers of the protocol are explained along with discussion on cross-layer communication.

Wireless Communication: This proposes a schematic for wireless communication in place of wired one. The worked out details and issues of setting up wireless communication are put forth.

Cyclic Redundancy Check (CRC): Here an error detecting algorithm which has been used to ensure reliable communication is discussed. Also, hardware and software implementation are of this algorithm are shown.

Experimental Results and Discussions: The hardware setup along with performance analysis is shown. The measurement and computation results are also compared with the calculated ones. Also, snap shots of the work with discussion is presented.

Conclusion: Presents summary of the work and suggests some scope for future work.

Appendix A contains the assembly codes written for 80196KC microcontroller. Appendix B contains the labVIEW codes written for the Base Station.

2. Overall Project Design

The system has three major components -

1. *Remote Terminal Unit:* It is equipped with the tasks of real time sampling of current and voltage signals, computation of root mean square values of current and voltage along with average power, digital output for line or breaker control and handler for communication with the base station.

2. *Communication Setup:* Communication is done over wireless medium using distributed network protocol (DNP). Both the RTU and the base station use a transceiver module for this purpose. A two way communication link provides the interactivity between the two end points.

3. *Base Station:* This is aimed at monitoring and controlling the RTU remotely. Apart from the communication handler, base station has a user friendly graphical interface. It allows user to monitor instantaneous as well prolonged responses from one or more RTUs.




Fig 2.1 - Block Diagram of the design

3. Remote Terminal Unit

3.1 Real Time Sampling:

High Speed Output unit (HSO)

The HSO triggers events at specific times with minimal CPU overhead. Events are generated by writing commands to the HSO_COMMAND register and the relative time at which the events are to occur into the HSO_TIME register.

LDB HSO_COMMAND, #what _to_do LDB HSO_TIME, #when_to_do_it

Events can be based on Timer1 or Timer2, such that whenever HSO_TIME matches the timer value the event loaded into HSO_COMMAND is triggered. Up to 8 events can be loaded into the HSO control at one point of time. More ever, normally the events are cleared from the HSO control once the events are triggered. We have to lock them into the HSO control such that they occur repeatedly until stopped.

Timing Considerations

This sampler samples 16 samples per sample for 4 cycles and then computes the rms and average values.

Assuming input frequency to be 50 Hz, Time between two successive samples = (1/50) * (1/16) sec = 1.25 ms

Internal operation is based on the oscillator frequency divided by two, giving the basic time unit known as 'state time'. Given 12 MHz crystal on the kit –

State time = (2/12) us = 166.66 ns

Now, since up to 8 events can be loaded into the HSO control, it takes the HSO control 8 state times to compare all HSO_TIMEs with the timer value. In order to avoid missing any of the events, it is desirable to make the timer increment every 8 state times.

Therefore, time between two successive timer counts = 8*166.66ns = 1.33 us Hence, number of timer counts required between two successive samples = 1.25 ms/1.33us = 937.5 ~938

<u>Note</u>: Analog to Digital converter taker 158 state times for full conversion i.e. (158/8 ~ 20) timer counts occur while the digital conversion is in process. Hence the converter is ready by the time the timer reaches 938 the next time.

Thus, based on this we need to feed the following two events into the HSO control -

- a) Start A/D sampling after 938 timer counts
- b) Reset timer on 939th count

This sampler uses Timer2 for HSO timing. IOC2 sets Timer2 to count every 8 state times and to count up. IOC0 resets Timer2. T2CNTC sets to clock Timer2 internally.

A/D converter

AD_COMMAND is used feed the Analog to Digital converter. It is set to give 8 bit digital output. The converter may be instructed to start sampling immediately or when it is triggered by the HSO. This sampler uses A/D converter in the latter mode. However if more than one A/D conversions are to be made then the converter needs feeding repeatedly through AD_COMMAND. A/D conversion complete interrupt is enabled using INT_MASK. The address of the Interrupt Service Sub-routine (ISR) is stored at 6002h which is where the processor looks for the A/D complete ISR address. A/D result is read from AD_RESULT register. Currently it samples 64 samples each from 8 input channels in a cyclic fashion.

HSO_COMMAND	Load events into High Speed Output unit
HSO_TIME	Load the triggering time corresponding to the respective event
IOC0.0	Reset Timer2
IOC2.0	Timer2 counts every 8 state times
IOC2.1	Count up
IOC2.6	Enable locking of HSO commands
T2CNTC	Clock Timer2 internally
AD_COMMAND	Activate A/D converter
AD_RESULT	A/D result
INT_MASK	To enable the A/D conversion complete interrupt

Summary of registers used by the real time sampler is given below -




Fig 3.1: Real Time Sampling Flow Chart

3.2 Computations:

Root Mean Square

Each of the analog channel needs to computed for its root mean square (rms) values because –

- a) It is easier to deal with *rms* values rather than with individual samples.
- b) Since the processing speed of the microcontroller is much faster when compared to the transfer rates of the communication interface, this increases the overall efficiency.
- c) Transmitting the large number of samples to the base station creates lot of traffic in the communication medium.
- d) Burdening the base station with processing overhead is not a nice idea.

The equations used to calculate the above are given below –

$$V_{rms} = \sqrt{\frac{1}{n} \sum_{i=1}^{n-1} V_i^2}$$
$$I_{rms} = \sqrt{\frac{1}{n} \sum_{i=1}^{n-1} I_i^2}$$

The multiplication, addition and squaring operations can be easily carried, as these are part of the instruction set of 80196. The divide operation is also trivial as the division is only by 64. It is achieved by shifting the bits to the right six times. The operation of interest is the square root function as this is not a standard function in the 80196 instruction set.

A look up table containing squares of all integers from 0 to 255 has been stored in memory. First the number is compared with all the squares to determine the interval between which it lies. A linear approximation is made to calculate the square root of the number. Let x be the number whose square root needs to be calculated and it falls between x1 and x2 (y1 and y2 are their respective square root). Then the square root of x by this method will be

$$y = y1 + \frac{x - x1}{x2 - x1}$$

The error involved is within a few percent for the numbers concerned. Since we are just calculating up to 2decimal places, the use of this method is justified. Let us take an example of 110.

Actual Square root = 10.49 Square root by this method = 10.48

The following graph shows the differences between the actual and approximated values of square roots. Note that the approximation is more erroneous for the lower end of the number line, where the difference is the most.

Graph showing Actaul and approximated Square root Values for some numbers




Fig 3.2: Comparison actual and approximated square root function

Average Power

The real time sampler assumes input signals to be alternately voltage and current signals as follows –




Fig 3.3: Analog Input Arrangement

With this assumption we calculate the average power and power factor as follows -

$$P_{avg} = \sum_{i=1}^{n-1} V_i I_i$$
$$PF = \frac{P_{avg}}{V_{rms} I_{rms}}$$

3.3 Digital Output:

In addition to sampling and carrying out calculations, there is also a feature for remote control. The idea here is to completely eliminate the need of an operator at the transformer or breaker. All the readings / operations should be possible from remote locations.

There are currently eight output channels (single bit). These can be used to operate eight feeders. A high on the bit line would switch on the breaker and a low on the bit line would switch off the breaker.

3.4 Communication Handler:

The RTU communicates with the base station via serial communication port. Currently the communication is wired. Communication is two way and involves the following exchanges of messages –




Fig 3.4: Interaction between Base Station and RTU

The frame format used for the requests is as follows

- Bit 0 Not used
- Bit 1 Defines whether it is a write or read operation. 1 Write, 0 Read
- Bit 2 For read it defines whether the read is Pavg or Vrms / Irms
 - For write it is not used
- Bit 3 Bit 7 specify the channel

[· .	Road on				
	\sim	Read or	Prms or		Channel	
	$\langle \rangle$	Write	Vrms / Irms		Channer	

Fig 3.5: Frame Format of exchange message

The microcontroller kit SBC – 196 comes with an in-built serial port. The procedure is as follows:

- An incoming request from the base station through the serial port and triggers the serial port interrupt.
- In the interrupt service routine, the incoming is request is analyzed and the required data is transmitted through the serial port
- After the interrupt has been serviced, the microcontroller returns to the start of the sampling routine and not to its position before the interrupt. This is essential to maintain proper timing for the sampling routines and to avoid any discontinuity in the samples.

Settings

Serial port is set to operate in asynchronous mode 3. Baud rate is set to 2400. The registers affected are –

BAUD_RATE	Selects serial port baud rate and clock source
SP_CON	This register selects the communication mode and enables or disables the receiver, even parity checking.
IOC1.5	Enables the TXD function of P2.0
INT_MASK	Enables serial port interrupt

Value fed to BAUD_RATE is computed as -

$$BAUD_VALUE = \frac{F_{OSC}}{Baud Rate \times 16}$$

For baud rate of 2400, BAUD_VALUE comes out to be 312.5 (139h). To select internal clock bit 15 of BAUD_RATE is 1. Hence the value fed to BAUD_RATE is 8139h.




Fig 3.6: Frame Format for communication

For transmission of data from the microcontroller to the base station the format is simple. Pavg, Vrms and Irms are all 2 byte responses. For RMS values the first byte represents the number and the second byte represents the decimal. They are transmitted as "byte.byte". For average values the entire word represents a value.




Fig 3.7: Flow Chart of serial communication handler at the RTU

4. Base Station

Labview, a software package from National Instruments, has been used for programming the base station. Essentially, Virtual Instrumentation Software Architecture (VISA) library is being used to communicate with the serial port. Currently a wire runs from Computer serial port to RTU serial port.

Base station sends requests for the following three operations -

- 1. To read RMS values of voltage and current.
- 2. To read average value of power.
- 3. To write the digital output.

The frame format used for the requests is as follows -

- Bit 0 Not used
- Bit 1 Defines whether it is a write or read operation. 1 Write, 0 Read
- Bit 2 For read it defines whether the read is Pavg or Vrms / Irms For write it is not used
- Bit 3 Bit 7 specify the channel

	Road on	D			
\sim	itead or Worthe	Prms or		Channel	
	Write	¥rms / Irms			

Fig 4.1: Frame Format of exchange message

Currently the frame format supports 32 Inputs / Outputs. Based on the three operations the graphical user interface provides the following three modes –

- 1. Update the values of Vrms, Irms, Pavg and power factor of a line.
- 2. Monitor Vrms, Irms, Pavg and power factor of a line in a continuous fashion.
- 3. Send digital output to a line.

A line here refers to two inputs (voltage and current) and one output.

After sending request for reading RMS or average values, the GUI waits for the RTU to respond. RTU responds with two bytes which are interpreted by the GUI as follows

- a) If the reply is for RMS request, then the first byte is interpreted as the decimal part and second byte as integral part i.e. "byte1.byte2"
- b) If the reply is for average value request, then the first byte is interpreted as the lower byte of the number and the second byte as the upper byte i.e. "byte byte"

The byte value received at base station serial port is converted into 2 hexadecimal characters. The ASCII character represented by this byte is read by Labview. Using the various subroutines in Labview this is then converted into a meaningful decimal value. In continuous mode the program continually sends requests and obtains fresh data every 3 seconds.




Fig 4.2: Graphical User Interface (GUI) flow chart

5. Distributed Network Protocol (DNP) 3.0

5.1 Introduction

Protocols define the rules by which devices talk with each other. DNP 3.0 is a protocol for transmission of data from point A to point B using serial and IP communications. It provides rules for *substation computer* and *remote terminal unit* (RTU) to communicate data and control commands. Data communication may involve transfer of analog input data that conveys voltages, current and power. Control commands may be to close or trip a circuit breaker, start or stop a motor, and open or close a valve. DNP3 is intended for Supervisory Control and Data Acquisition (SCADA) applications. Some of the features of DNP are –

- 1. Secure configuration/file transfers
- 2. Addressing for over 65,000 devices on a single link
- 3. Time synchronization
- 4. Broadcast messages
- 5. Data link and application layer confirmation

5.2 Design

Communication circuits between the devices are often imperfect. They are susceptible to noise and signal distortion. DNP3 software is layered to provide reliable data transmission. Layering also helps to organize the transmission of data and commands. DNP3 was originally designed based on three layer of the OSI seven-layer model: *application layer, data link layer* and *physical layer*. The physical layer defines most commonly a simple RS-232 or RS-485 interface.




Fig 5.1 - Three layer model of DNP 3.0

Few typical system architectures where DNP3 is used are -

- 1. One-on-One
- 2. Multi-drop
- 3. Hierarchical

5.3 Implementation

Multi-drop system architecture is being used for the purpose of this project. Here one master station (called substation) communicates with multiple outstation devices (called RTU). It was implemented as follows –




Fig 5.2 – Multi-drop DNP3 system architecture

5.4 Layering

Data communication was layered into the DNP protocol as follows -




Fig 5.3 – Communication layers and data flow

Data exchanged:

1) Measured Data - is gathered by remote terminal unit (RTU) and sent over to the base station. These include RMS voltage, RMS current and average power.

2) Control Signals - are issued by base station to RTU. These include digital logic bits at the RTU end.

5.4.1 <u>User Code Layer</u>

User code layer processes the measured data and the control signals. User code at base station creates user interface and creates request to be sent over to the RTU. User code at RTU processes the user request and responds to it.

5.4.2 <u>DNP3 Link Layer</u>

Link layer receives data from User Code Layer and has the responsibility of making the physical link reliable. It does this by providing framing of data, error detection and duplicate frame detection. Link layer sends and receives packets which are called frames. DNP3 frame consists of a header and data section as follows –

DNP3 Frame

Header Data

The header specifies the frame size, contains data link control information and identifies the DNP3 source and destination device addresses. The data section is commonly called the 'payload' and contains data (measured data or control signals) passed down from the layers above i.e. the User code layer. The header was implemented as follows –

Header

Sync Length	Link Control	Destination Address	Source Address	CRC
-------------	-----------------	------------------------	-------------------	-----

- *Sync* It constitutes two 'synchronize' bytes that help the receiver identify where the frame begins. The byte we have used is 01111110.
- Length It is one byte parameter which specifies the number of bytes of data excluding CRC bytes, attached along with the frame.
- Link Control It consists of a single byte which is used by the sending and receiving link layers to coordinate their activities. In this implementation receiver while responding back sends an acknowledgement byte (10101010) in the link control parameter.
- Destination Address It specifies the DNP3 device for which this frame of data is intended. Only this particular DNP3 device is supposed to process

the data. It is a two byte address which implies there could be 65536 possible addresses. 12 addresses are reserved and hence 65520 individual addresses are available.

- Source Address It specifies which DNP3 device sent the message. It is again two bytes long. This enables the receiver to know where to direct its response.
- CRC It stands for Cyclic Redundancy Check and is used for detecting communication errors in the header. This implementation uses one byte CRC for DNP3 frame header.

The data part of the DNP3 frame contains CRC checks for every 16 bytes of data. However the last remaining chunk of data which may be less than 16 bytes also has CRC. Maximum data payload in one frame is 250 bytes excluding the CRC checks. Following is how a data frame is organized.

Data

Data (16 bytes)	CRC	Data (16 bytes)	CRC		Data	CRC
-----------------	-----	-----------------	-----	--	------	-----

In this implementation the base station has been assigned the address FF H and RTU has been assigned the address 01 H. With this a request sent from base station to the RTU looks like -

Sync	Length	Link Control	Destination Address	Source Address	CRC	Data	CRC
2 Byte	1 Byte	1 Byte	2 Bytes	2 Bytes	1 Byte	1 Byte	1 Byte
01111110 01111110	00000001	11111111	00000000 00000001	$\frac{111111111}{11111111111111111111111111$	00111001	Data/Control	CRC

If the request sent by the base station is 'data request' then the RTU responds back as follows -

Sync	Length	Link Control	Destination Address	Source Address	CRC	Data	CRC
2 Byte	1 Byte	1 Byte	2 Bytes	2 Bytes	1 Byte	2 Bytes	1 Byte
01111110 01111110	00000010	10101010	$\frac{11111111}{111111111111111111111111111$	00000000 00000001	11100111	Data value	CRC

5.4.3 <u>Physical Layer</u> (RS-232)

It receives the frame from the Link Layer and the encoding and modulation of data. RS-232 serial communication is used as the physical layer.

Encoding: RS-232 uses Non-Return to zero (NRZ) encoding. In NRZ encoding logical '0' is represented by one line state and logical '1' by another. Data transmission starts with a START bit which is logical '0' and ends with a STOP bit which is logical '1'.

START	DATA	STOP
-------	------	------




Fig 5.4 – Data transmission in RS-232

RS-232 inverts the signals and so logical '0' is +10V while logical '1' is -10V. The driver and receiver logic level is shown below.




Fig 5.5 – RS-232 driver and receiver logic level

Physical Medium: The implementation uses wired medium for communication. For wireless communication BiM-418-F transceiver chips can be used. It provides low cost solution to implement a bi-directional short range radio data links.

6. Schematics of Wireless Communication

Wireless communication capability is provided by BiM-418-F transceiver chips. Salient features of this transceiver chip are –

- 30 meter range without buildings
- Single 4.5-5.5 supply
- Half duplex at up to 40 KBits/s
- 418 MHz

The transceiver being half duplex, it can transmit and receive one at a time. Thus we need an additional bit to set the communication mode (receive/transmit) of the transceiver both at the base station and the RTU. Two pins TX Select and RX Select are provided in the transceiver for this purpose. They can be configured as followed –

TX Select	RX Select	Operation
1	1	Power Down
1	0	Receiver Enabled
0	1	Transmitter Enabled
0	0	Self-test Loop

The communication setup between the base station and RTU is shown below -




Fig 6.1 – Wireless communication setup

The RTU has one transceiver for reception followed by transmission of data. Whereas the base station has one transceiver dedicated for transmission and another dedicated for reception. This makes communication at base station to be *full duplex*. Thus, the communication setup allows the base station to issue requests to some RTU while receiving data from some other RTU at the same time. The RTU however doesn't need to be full duplex as it just responds to the user requests from the base station.

The TXD pin of the transceiver operates in the range 0-5V whereas the RS-232 driver encodes data into $\pm 10V / \pm 10V$ signals. Thus $\pm 10V / \pm 10V$ signal from the RS-232 port needs to be converted to $0V / \pm 5V$ (since logical '0' is $\pm 10V$ in RS-232). The following circuitry was designed for this purpose.




Fig 6.2 - Circuit Schematic to feed RS-232 output to Transceiver TXD pins

Similarly the RXD pin of the transceiver produces digital output 0/5 V. Before feeding this signal to RS-232, we need to convert it to +10V/-10V logic. The following figure shows how this is done.




Fig 6.3 - Circuit Schematic to feed Transceiver RXD output to RS-232

Working: Following flow chart illustrates how the transceiver communication operates




Fig 6.4 - Flowchart for wireless communication between Base Station and RTU

7. Cyclic Redundancy Check

7.1 Objective of CRC

Cyclic redundancy check or CRC is an error detection algorithm. It is used in the DNP 3.0 protocol. CRC algorithms are designed to maximize the probability of error detection. The probability that a message contains errors and the CRC stills checks out is very low. This procedure ensures the validity of the data received.

An (n+1) bit message is represented by a polynomial of degree n. Then using CRC algorithm k bits are computed from the (n+1) bit message. The additional k bits are sent over to the receiver which then again computes these k bits using the same algorithm. If the k bits computed matches with the k bits received by the receiver then there is no error, else error is considered to be detected.

7.2 Algorithm

Given a message polynomial M(x) of degree n, we select a divisor polynomial C(x) of degree k. Then our goal is to find a polynomial P(x) of degree (n + k) such that P(x) is exactly divisible by C(x). This is done as follows –

- Multiply M(x) with x^k to obtain T(x)
- Divide T(x) by C(x), obtain remainder as R(x)
- P(x) = T(x) R(x)

Different divisor polynomials are available.

Example: Message – 11100101, Divisor $-C(x) = x^5 + x^4 + x + 1$, 1101 which is equivalent to 1101. Firstly, four zeros are appended at the end of the message. The resulting bit pattern is then divided by 1101. The remainder obtained is the CRC of the message. It is appended to the original message (without the zeros).




Fig 7.1 – Obtaining CRC for a 'Message' using a 'Generator Polynomial'

7.3 Hardware Implementation

In practical applications, CRC is implemented by the use of registers as shown in the figure below. For hardware implementation, shift registers are used while memory allocation suffices for software implementation. The message bits are fed one by one starting with the most significant bit. After all the message bits have been fed, the resulting state of the registers gives the CRC of the message. The same implementation is used for verification of CRC at the receiver end. The incoming message is fed to the setup bit by bit. After the last bit is fed, the registers should all be 0.




Fig 7.2 - Schematic for hardware implementation of CRC

S. No.	X0	X1	X2	X3	Message Bit
1	0	0	0	0	1
2	1	0	0	0	1
3	1	1	0	0	1
4	1	1	1	0	0
5	0	1	1	1	0
6	1	1	1	0	1
7	1	1	1	1	0
8	1	0	1	0	1
9	1	1	0	1	0
10	1	0	1	1	0
11	1	0	0	0	0
12	0	1	0	0	0
CRC	0	0	1	0	

Tabl	e	7.	1
	•		-

As seen from the table the CRC is obtained is 0100 (X3 - X0) which matches the value obtained from long division.

7.4 Software Implementation

Here instead of shift registers memory variables are used. Using the same example we compute the CRC as follows.





Fig 7.3 – Flowchart for software implementation of 4-bit CRC

The base station and the RTU implement 8-bit CRC using the polynomial $C(x) = x^8 + x^2 + x + 1$. The above methodology is extended for 8-bit as well.

8. Experimental Results and Discussions

This chapter gives details of the experimental setup and results obtained. The hardware schematic is shown in figure 8.1. The PC implements the graphical user interface (GUI) whereas the Intel 80196 microcontroller is mainly used for RTU computation.



80196KC kit (RTU)

Fig 8.1 – Hardware schematic

8.1 Performance

To analyze system performance a signal S = (2.5 + 2.5*sinwt) was fed to channel 1 and 2 both. Offset was given so as to ensure that the input is in the range of 0-5 Volts. Observed values were –

Vrms = **3.03** Volt Irms = **3.03** Volt Average Power = **9.19** Watts Power Factor = **0.9978**

Theoretical values can computed as follows -

Input,	V = 2.5 + 2.5 * sinwt
-	I = 2.5 + 2.5 * sinwt

Expected values of Vrms and Irms are -

Vrms =
$$\sqrt{\left\{ (1/2\pi) \right\}_{0}^{2\pi} (2.5 + 2.5 * \text{sinwt})^2 \text{ dwt} }$$

$$= \sqrt{\{(1/2\pi)^{*} \int_{0}^{2\pi} (6.25 + 6.25^{*} \sin^{2} wt + 13.5^{*} \sin wt) dwt \}}$$
$$= \sqrt{\{6.25 + 6.25/2\}}$$
$$= 3.06 \text{ Volt}$$

Value of Average Power = $(1/2\pi) * \int (2.5 + 2.5* \text{sinwt})^2 \text{ dwt} \}$

 $= (1/2\pi) * \int (6.25 + 6.25 * \sin^2 wt + 13.5 * \sin wt) dwt \}$ = {6.25 + 6.25/2) = **9.375** Volt

Irms = Vrms Power Factor = 1 (Since the V and I are just the same signal)

Error in observed values (for Vrms / Irms) = (3.06-3.03)*100/3.06 = 0.98 %

Error in observed values (for Average Power) = (9.375-9.19)*100/9.375 = **1.97 %**

8.2 Sources of Error

- 1. *Quantization*: Observed values are based on 16 samples per cycle while the expected values are based on continuous spectrum. Improving sampling resolution will add more insensitivity to error.
- 2. *Square root*: Linear interpolation is applied while computing the square root. This approximation is negligibly erroneous only for very high numbers.
- 3. *Frequency mismatch*: The real time sampler assumes the input frequency to be 50 Hz but in reality there are always deviations from 50 Hz. Frequency variations will cause more or less than 16 samples to be taken in one cycle, thereby affecting RMS values drastically.

8.3 Screen Captures of the Graphical User Interface

Shown below is the Graphical User Interface for the digital output operation. The "Operate Line" command simply toggles the state of the selected line. That is if the line is on, it is switched off and vice versa

An	alog Input Digital Output		
	Calact Line		
	Select Line	OPERATE LINE	

Fig 8.2 – Digital output control at Base Station

The base station can operate in two modes for data acquisition i.e. the continuous update mode and the discrete update mode. Shown below is the continuous update mode. The four plots represent RMS voltage, RMS current, average power and power factor for line 1. (All the voltages and currents have to be scaled down to 0-5V through a signal conditioning module, before they can be fed to the RTU). The string read gives the hexadecimal equivalent of the bit stream read by the base station. This contains 9 bytes of header, 2 bytes of data and 1 byte of CRC for the data.



Fig 8.3 - Continuous Update mode

Shown below is the discrete update mode at the Base Station. Data is only acquired upon clicking the update button. The four dials show the values of RMS voltage, RMS current, average power and power factor. The string read again gives the hexadecimal equivalent of the bit stream read by the base station.




Fig 8.4 - GUI Screenshot

Photographs of the setup



35

9. Conclusion

The system with the Base Station, RTU and the Communication handler was setup successfully. RTU could sample 8 analog inputs and produce 8 digital outputs. RTU computes RMS and average values of sampled data. Base Station initiates communication from the RTU and retrieves data from it. This data is then displayed graphically in the graphical user interface (GUI). Base Station and RTU communicate via serial communication through RS-232 ports. DNP 3.0 protocol provides protection against noise and signal distortion. Cyclic Redundancy Checks provides communication reliability. Schematics for wireless communication with compatibility details are provided.

DNP3 causes transmission delay between Base Station and RTU to be around half a second. This is quite reasonable considering that it is not a very high speed application device. Percentage error of the computations performed by the RTU is 1.32, which is within tolerable limits.

Scope for future work –

1. In case of any emergency the RTU should be able to initiate communication with the Base Station. This requires analyzing the measured results at the RTU followed by communication setup.

2. RTU can be provided with external memory which could be used to store history of measured data. This could serve just as a black box in case of any damage to the RTU.

3. The kit used in this project is a general platform for development. We could make RTU more application specific by using a stand alone 80196 microcontroller.

10. References

[1] SBC-196 Technical Reference Manual - Dynalog (India) Limited

[2] SBC-196 User's Manual - Dynalog (India) Limited, October 2001, Rev. 1.0

[3] http://www.intel.com/design/mcs96/

[4] Virtual Instrumentation using LabVIEW – Sanjay Gupta and Joseph John, Tata McGraw-Hill, 2005.

[5] <u>http://www.dnp.org</u>

[6] A DNP3 Protocol Primer – Ken Curtis, Woodland Engineering; Revision A, 20 March 2005.

[7] Computer Networks, A systems approach 3rd Edition – Larry L. Peterson and Bruce S. Davie, Morgan Kaufmann Publishers 2004.

Appendix A: Assembly Codes

Assembly Program Written with 80196KC Microcontroller

```
**
; 8096.INC - DEFINITION OF SYMBOLIC NAMES FOR THE I/O REGISTERS
OF
     THE 8096 AND THE 80C196
     (C) INTEL CORPORATION 1983
***
;/*
· *
   8096 SFR's
: */
R0
              EQU 00H:WORD
                             ; R ZERO REGISTER
AD COMMAND
              EQU 02H:BYTE
                            ; W
AD RESULT
              EQU 02H:WORD
AD LO
              EQU 02H:BYTE
                            ; R
AD HI
              EQU 03H:BYTE
                            ; R
                            ; W
AD TIME
              EOU 03H:BYTE
                            ; W
HSI MODE
              EQU 03H:BYTE
                             ; W
HSO TIME
              EOU 04H:WORD
HSI TIME
              EOU 04H:WORD
                             ; R
PTSSEL
              EQU 04H:WORD
                             ; W
HSO COMMAND
              EQU 06H:BYTE
                            : W
HSI STATUS
              EOU 06H:BYTE
                            : R
PTSSRV
              EQU 06H:WORD
                             ; W
SBUF
              EOU 07H:BYTE
                            ; R/W
              EQU 08H:BYTE
INT MASK
                            ; R/W
INT PEND
              EQU 09H:BYTE
                            ; R/W
WATCHDOG
              EOU 0AH:BYTE
                            : W WATCHDOG TIMER
TIMER1
              EOU 0AH:WORD
                             ; R
              EQU 0CH:WORD
                             ; R
TIMER2
                            ; W
IOC3
              EOU 0CH:BYTE
                            ; W
              EOU 0EH:BYTE
BAUDRATE
              EQU 0EH:BYTE
PORT0
                            ; R
PORT1
              EQU 0FH:BYTE
                            : R/W
PORT2
              EQU 10H:BYTE
                            : R/W
SP CON
              EQU 11H:BYTE
                            ; W
                            ; R
SP STAT
              EQU 11H:BYTE
IOC0
              EQU 15H:BYTE
                            : W
IOS0
              EOU 15H:BYTE
                            : R
IOC1
              EQU 16H:BYTE
                            : W
IOS1
              EOU 16H:BYTE
                            ; R
              EOU 17H:BYTE
                            ; W
PWM0 CONTROL
PWM1 CONTROL
              EOU 16H:BYTE
                             W
PWM2 CONTROL EQU 17H:BYTE
                            ; W
```

PWM_CONTROL	EQU	17H:BYTE	; W
SP	EQU	18H:WORD	; R/W
; ; 80C196 SFR's IOC2	EOU	0BH:BYTE	: W
INT_PEND1 INT_MASK1	EQU EQU EQU	12H:BYTE 13H:BYTE	, w ; R/W ; R/W
WSR	EQU	14H:BYTE	; R/W
IOS2	EQU	17H:BYTE	; R
T2CNTC	EQU	0CH:BYTE	; R/W

1	; Scans and Open	rates on	Analog Input
2 3 4	include	80c196kc	c.inc
5	rseg at	1Ah	
7	ax:	dsw	1
8	bx:	dsw	1
9	cx:	dsw	1
10	dx:	dsw	1
11	ex:	dsw	1
12	fx:	dsw	1
13 14	temp:	dsw	1
14	disp_data:	dsw	1
15	disp_adrs:	dsw	1
16	disp_dcml:	dsb	1
17	cmd_mode:	dsb	1
18			
19			
20	square:	dsw	1
21	pointer:	dsw	1
22	iter:	dsw	1
23	accum:	dsw	1
24			
25	counter:	dsb	1
26	rms:	dsw	1
27		dsw	1
28	rms_hist:	dsb	1
29	rms_recent:	dsw	1
30			
31	samples:	dsb	1
32	destination:	dsw	1
33	channel:	dsb	1
34	temp1:	dsb	1
35	temp_2:	dsw	1
36	temp2:	dsw	2
37	1	-1 1-	1
38	loop_count:	dsb	1
39	inter1:	dsw	1
40	inter2:	dsw	1 1
41 42	disp_data_temp:		1
42 43	<pre>disp_data_tmp1: table_ptr:</pre>	dsw	1
43 44	pointer_2:	dsw	1
44	poincer_z.	usw	T
46	power_acc1:	dsw	1
47	power_acc2:	dsw	1
48	power_deez	abw	-
49			
50			
51	;Registers for I	ONP 3.0 i	Implementation
52	;		
53			
54	receive_flag:	dsb	1
55	send_flag:	dsb	1
56	synchronize:	dsb	1
57	my_add_L:	dsb	1
58	my_add_H:	dsb	1
59	master_add_L:	dsb	1
60	master_add_H:	dsb	1
61	ACK:	dsb	1
62	read_buffer:	dsb	1
63	transmit_buf1:	dsb	1
64	transmit_buf2:	dsb	1
65			
66	CRCin	dsb	1
67	CRCout	dsb	1
68	CRCloop	dsb	1
69	x0	dsb	1
70	x1	dsb	1
71	x2	dsb	1

72	x3	dsb	1		
73	x4	dsb	1		
74	x5	dsb	1		
75	хб	dsb	1		
76	x7	dsb	1		
77	tempIN	dsb	1		
78	tempRegl	dsb	1		
79	tempReg2	dsb	1		
80	tempReg3	dsb	1		
81 82					
82 83	long nower	equ	nower a	aa1	:long
84	long_power ;	-	power_a		5
85	spl	equ	sp	:byte	
86	sph	equ	(sp+1)	:byte	
87					
88	long_bx	equ	bx	:long	
89	al	equ	ax	:byte	
90	ah	equ	(ax+1)	:byte	
91 92	bl .pp	equ	bx	:byte	
92	;bh cl	equ equ	(bx+1) cx	∶byte ∶byte	
94	ch	equ	(cx+1)	:byte	
95	dl	equ	dx	:byte	
96	dh	equ	(dx+1)	:byte	
97	el	equ	ex	:byte	
98	eh	equ	(ex+1)	:byte	
99	fl	equ	fx	:byte	
100	fh diana data	equ	(fx+1)	:byte	Narat a
101 102	disp_dat0 disp_dat2	equ	disp_da (disp_d		:byte :byte
102	disp_dat2 disp_adr0	equ equ	disp_ad		:byte
104	disp_adr2	equ	(disp_a		:byte
105	temp_1	equ	temp		:byte
106	temp_h	equ	(temp+1)	:byte
107					
108					
109	buf:	dsb	1		
$\begin{array}{c} 110 \\ 111 \end{array}$	buf_data: check1:	dsb dsb	1 1		
112	check2:	dsb	1		
113	read_rq:	dsb	1		
114	;				
115	;	KEY COD	E DECLAR	ATIONS	
116				•	
117	brk_key	equ	10h	:byte	
118 119	;;library routin		••••		
120	, indiary roadin	CD ddib			
	time_lib	equ	4002h		:word
122	print_lib	equ	4006h		:word
		equ			:word
	hex_lib	equ	400eh		:word
125			60001		
126 127		-	6200h 6300h		∶word ∶word
128	user_stack	equ	030011		·word
129	buffer	eau	6132h	:word	;string
130		equ			:byte
131					
132					
133	cseg at	7000h			
134 135	,,,,,,,,,,,,,,,,,,,,,				
136	;	,,,,,,,,,,	,,,,,,,,,,	;	
137	; Program	Starts	Here	;	
138				;	
139	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;;;	;;;;;;;;;	;;	
140					
141					
142	;				

Assembly	code.asm		
143	;;	This Slave's Master's A	ddress is ffff h
144	;;;	This Slave's address is	0001 h
145	;;	Synchronize byte recogn	nized by this slave is 01111110 b
46	;		
47			
48	ldb	synchronize,#01111110b	;synchronize byte
49	ldb	my_add_H,#00h	; higher byte of slave address
50	ldb	my_add_L,#01h	;lower byte of salve address
51	ldb	master_add_H,#0ffh	; higher byte of master address
52	ldb	master_add_L,#0ffh	;lower byte of master address
.53	ldb	ACK, #10101010b	ACK byte for link control
54	ICD	ACR, #10101010D	TACK Dyte IoI IIIK conclus
55			
56			
57			
58	;		
59		isling floor wood for DN	ID communication
		ialize flags used for DN	IP COMMUNICATION
50	;		
1	1 41	magazina flar #00b	
2	ldb	receive_flag,#00h	
53 54	ldb	<pre>send_flag,#00h</pre>	
5			
6	ld	sp,#6400h	
7	;1d	bx,#msg	
8	;ldb	el,#3	
9	;lcall	serial_lib	
0			
1			
2			
3	;		
4		s call creates square roo	
5		e created this call can b	be commented
б	;		
7			
8	;lcall	sqrt_table	
9			
0			
1			
2	;		
3		ing pointers for data st	orage
4	;		
5			
6	ld	rms_pointer,#9000h	
7	ldb	rms_hist,#05h	
8	ld	rms_recent,#8FE8h	
9			
0			
91			
92	;		
93	;; set	tings for serial communi	cation
94	;;;	Baud Rate = 2400	
5	;;	Clock Source = XTAL1	
6	;		
7			
8	ldb	BAUDRATE,#39h	
9	ldb	BAUDRATE,#81h	
	ldb	SP_CON,#1bh	
	ldb	$T_{001} #20h$	

IOC1,#20h

fx,#600ch

bx,[fx]

bx,#ser_req

read_rg,#00h

samples,#40h

ldb

ld

ld

st

;

ldb

ldb

202

203

204

205

206 207 208

210 211 212

213

209 start: ;

;; Start sampling - take 16 samples per cycle for 4 cycles i.e. 64 samples

214		ld	destination,#8000h	;starting address of stored values
215 216				
210 217				
218		;		
219 220		;; Time:	r settings	
221				
222 223		ldb ldb	ioc2,#40h ioc0,#02h	<pre>;count every 8 machine states, count up, enable comman(;reset timer2</pre>
224		Tap	1000,#0211	reset timerz
225				
226 227		;		
228			unit settings - sampling	frequency of 16 samples/cycle
229		;		
230 231		ldb	HSO COMMAND.#11001111b	;CAM lock, start AD conversion based on timer2
232		ld	HSO_TIME, #03aah	;938d sampling interval (shd be 03aah)
233		1.4	f #0000b	
234 235		ld	fx,#0000h	
236				
237 238		;		
239			rrupt Settings	
240		;		
241 242		ld	bx,#6002h	
243		ld	ex,#rd_adc	
244 245		st ldb	ex,[bx] channel,#10h	;write address of interupt service subroutine
245		ldb	ad_command, channel	;start conversion by hso
247		ldb	int_mask,#42h	;enable AD complete interrupt
248 249		ei		
250				
251				
252 253		; ;; Rese	t timer - sampling freque	ency of 16 samples/cycle
254		;		
255 256		ldb	HSO COMMAND #11001110b	;CAM lock, reset timer2
257		ld	HSO_TIME, #03abh	; time to reset timer2
258				
259 260		pusha ldb	WSR,#01h	;switch to horizontal window 1
261		ldb	T2CNTC,#01h	;clock internally
262 263		рора		
264				
265	1.			
266 267	Wait:	; ;; Wait	for 16 samples to be tal	ken
268		;		
269 270		ino	wait	
270		jne incb	channel	;scan next channel
272		ldb	samples,#40h	
273 274		inc cmpb	destination channel,#18h	
275		je	fin_samp	
276		ldb	ad_command,channel	
277 278		sjmp	wait	;again wait for next 16 samples
279				
280 281				
282	fin_sam	p:	i	
283				ed; proceed to calculations
284			;	

285					
286 287			ldb	ioc2,#80h	;clear CAM
288					
289 290					
291			;		
292 293					values and 4 Pavg values es yield 2 bytes of data
294 295			;;;; 01		all 8 channels yield 24 bytes of data
296					pp-back i.e. overwrite the 1st time result
297 298			;		
299			cmp	rms_recent,#9060h	; Is it the 5th time
300 301			jne	no_loopback	
302 303	no_loop	hack:	ld add	rms_recent,#8fe8h rms_recent,#18h	; Yes, then overwrite the 1st time result ; No, simply store the result in the next locat
304	110_100₽	back	add		, no, simply store the result in the next rota
305 306					
307		;			
308 309		;; Com <u>r</u> ;	pule the	RMS values of the 8	Channels
310 311	loop:	ld	pointe	r,#8000h	
312		ldb	cl,#081		
313 314	cmpt:	ldb	counter	r,#40h	
315 316		lcall st	r_m_sq	ms_pointer]	
317				-	
318 319		inc inc	rms_po: rms_po:		
320		djnz	cl, cmp		
321 322					
323 324		;			
325		;; Comp		g = Summation(Vi X I	
326 327		;; Assı ;	ume ch0 1	to be voltage, chl to	be current and so on
328 329	power:	ld	nointe	r,#8000h	
330	Power	ld	pointer	r_2,#8040h	
331 332		ldb	Toob [_] c	ount,#04h	
333 334	n_ch_p:	ldb ld	counter bx,#000		
335		ld	cx,#000	00h	
336 337		ld ld		acc1,#0000h acc2,#0000h	
338		;1d	cx,#00		
339 340	avg_pw:	ldb	fl,[po:	inter]	
341 342		ldb mulub	fh,[po: temp,f]	inter_2] 1 fh	
343					
344 345		add addc		acc1,temp acc2,cx	
346 347		inc	pointe		
348		inc	pointer	r_2	
349 350		djnz	counter	r,avg_pw	
351		shr		acc1,#06h	
352 353		shl add	-	acc2,#0ah acc1,power_acc2	
354 355		;shrl	long n	ower,#06h	
555		, 2111 1	70113 ⁻ D		

	~ -		a a 1 [a	
	st	power_a	cc1,[rms_pointer]	
	inc inc	rms_poin rms_poin		
	IIIC	1001	licer	
	;ld ;lcall		ta,power_acc1	
	/icall	ursp		
	add add	pointer	,#0040h _2,#0040h	
	djnz		_2,#00401 unt,n_ch_p	
;enable	e serial	port inte	errupt here	
	;ldb	INT_MAS	к #40h	
	/100	INI_MADI	α, # 1011	
	; :: əll	8 channe	ls and computed once	_
			ntire process again	-
	;			
next:		djnz	rms_hist, n_sample	
		ld ldb	<pre>rms_pointer,#9000h rms_hist,#05h</pre>	
n_sampl	le:	ljmp	start	;do next sampling
idle:	sjmp	idle		;never reached
1010	S JP	1010		
	;;;;;;;;	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	
;;;;;;;; ; ;		;;;;;;;;; rogram end	;	
; ; ;	Main p	rogram end	; ds ; ;	
; ; ;	Main p	rogram end	;	
; ; ;	Main p	rogram end	; ds ; ;	
; ; ;	Main p	rogram end	; ds ; ;	
; ; ;	Main p	rogram end	; ds ; ;	
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p:	rogram end	; ds ; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	
; ; ; ; ; ; ; ; ; ; ; ;	Main p:	rogram end	; ds ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: 	rogram end ;;;;;;;;;; 	; ds ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: 	rogram end ;;;;;;;;;; 	; ds ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: 	rogram end ;;;;;;;;;; 	; ds ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	
; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	Main p.	rogram end ;;;;;;;;;;; ;;;;;;;;;; utines sta ;;;;;;;;;;;	; ds ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	value
; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	Main p.	rogram end ;;;;;;;;;;; ;;;;;;;;;; utines sta ;;;;;;;;;;; to comput pointer	; ds ; ;;;;;;;;;;; ; ;;;;;;;;;;;;;;;;;;;	sample
; ; ;;;;;;;;; ; ; ;;;;;;;;;;;;;;;;;;;;	Main p: ;;;;;;;; ; Sub ron ;;;;;;;; routine @arg @arg	rogram end ;;;;;;;;;;; ;;;;;;;;; utines sta ;;;;;;;;;;; to comput pointer counter	; ds ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	sample compute rms of
; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: ;;;;;;;; ; Sub ron ;;;;;;;; routine @arg @arg	rogram end ;;;;;;;;;;; ;;;;;;;;; utines sta ;;;;;;;;;;; to comput pointer counter	; ds ; ;;;;;;;;;;; ; ;;;;;;;;;;;;;;;;;;;	sample compute rms of
; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: ;;;;;;;; ; Sub rot ;;;;;;;; routine @arg @arg @return : 1d	rogram end ;;;;;;;;;;; ; ;;;;;;;;;; utines sta ;;;;;;;;;; to comput pointer counter n rms - co square,	; ds ; ;;;;;;;;;;; ; ;;;;;;;;;;;;;;;;;;;	sample compute rms of
; ; ;;;;;;;;; ; ; ;;;;;;;;; ; ;;;;;;;;	Main p: ;;;;;;;; ; Sub rot ;;;;;;;; routine @arg @arg @return : 1d	to comput pointer n rms - co	; ds ; ;;;;;;;;;;; ; ;;;;;;;;;;;;;;;;;;;	sample compute rms of
; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: ;;;;;;;;; Sub ron ;;;;;;;;; routine @arg @arg @return : ld : ldb ldb	<pre>rogram end ;;;;;;;;;;; utines sta ;;;;;;;;;; to comput pointer counter n rms - co square,; fl,[poin fh,fl</pre>	; ds ; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	sample compute rms of
; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: ;;;;;;;;; Sub ron ;;;;;;;;; routine @arg @arg @return : ld ldb mulub	<pre>rogram end ;;;;;;;;;;; utines sta ;;;;;;;;;;; to comput pointer counter n rms - co square,; fl,[poin fh,fl temp,fh</pre>	; ds ; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	sample compute rms of
; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: ,,,,,,,,, Sub rou ,,,,,,,,, Sub rou ,,,,,,,,,, routine @arg @arg @arg @return ild ldb mulub shr add	<pre>rogram end ;;;;;;;;;;; utines sta ;;;;;;;;;;; to comput pointer counter n rms - co square, fl,[poin fh,fl temp,fh temp,fh temp,fh</pre>	; ds ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	sample compute rms of an square value
; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	<pre>rogram end ;;;;;;;;;;; utines sta ;;;;;;;;;;; to comput pointer counter n rms - co square, fl,[poin fh,fl temp,fh temp,fh temp,fh temp,fh temp,fh</pre>	; ds ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	sample compute rms of an square value
; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: ,,,,,,,,, Sub rou ,,,,,,,,, Sub rou ,,,,,,,,,, routine @arg @arg @arg @return ild ldb mulub shr add	<pre>rogram end ;;;;;;;;;;; utines sta ;;;;;;;;;;; to comput pointer counter n rms - co square, fl,[poin fh,fl temp,fh temp,fh temp,fh</pre>	; ds ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	sample compute rms of an square value
; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Main p: ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	<pre>rogram end ;;;;;;;;;;; utines sta ;;;;;;;;;;; to comput pointer counter n rms - co square, fl,[poin fh,fl temp,fh temp,fh temp,fh temp,fh temp,fh</pre>	; ds ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	sample compute rms of

427 ret 428 429 intplt: lcall traverse 430 temp2,square,inter1 sub 431 ldb temp1,#10h shll 432 temp2,temp1 433 sub temp,inter2,inter1 434 divu temp2,temp 435 ld dx,temp2 436 ldb fh,fl fl,dh ldb 437 438 439 cmpb fl,#00h 440 jne no_cor 441 incb fh 442 no_cor: ld rms,fx 443 ret 444 445 446 ;_____ 447 ;;; 448 449 ;; 450 ; Sub Routine to travers the square root table 451 @return fl - holds the floor sqrt integer ; 452 ; @return fh - holds the ceil sqrt integer 453 ; @return inter1 - square of fl 454 @return inter2 - square of fh ; 455 456 traverse: ld table_ptr,#7500h 457 ldb al,#00h 458 459 search: inc table_ptr 460 inc table_ptr 461 incb al 462 ld temp,[table_ptr] 463 cmp temp, square 464 je found 465 jh found 466 search sjmp 467 inter2,[table_ptr] 468 found: ld table_ptr 469 dec 470 dec table_ptr 471 ld inter1,[table_ptr] 472 473 ldb fh,al 474 subb fl,al,#01h 475 ret 476 477 478 479 ;;; 480 ;; ; Sub routine for a/d conversion complete event 481 482 483 rd_adc: ldb fh,ad_hi ;load low order byte 484 stb fh,[destination] ;storing sampled data to memory 485 486 djnz samples, cont 487 samples,#00h cmpb 488 sjmp finish 489 ; increament destination address 490 cont: inc destination 491 ldb ad_command,channel ;start conversion by hso 492 493 finish: ret 494 495 496 ------_____ 497

```
498 ;;;
499
   ;;
500 ; Subroutine to handle serial interrupt
501
502
    ser_req:
                  pusha
503
504
                  ;Reset sampling
505
                  ldb
                         samples,#40h
506
                  ld
                         destination, #8000h
507
                  ldb
                         channel,#10h
509
                  ;Check for RI/TI interrupt
510
                  ldb
                         buf, SP_STAT
511
                         check1, buf, #40h
                  andb
512
                  jne
                         ri
513
                  andb
                         check2, buf, #20h
514
                  jne
                         ti
515
                  sjmp
                         ser_fin
516
517
                  lcall
                         ri req
   ri:
518
                  sjmp
                         ser_fin
519
    ti:
                  lcall
                         ti_req
520
521
    ser_fin:
                  popa
522
                  ret
523
524
525
    ;---
                  _____
526
527
   ;;;
528
   ;;
   ; Subroutine to handle RI interrupt
529
530
531
    ri_req:
                  ldb
                         buf_data,SBUF
532
533
                         port1,#0000001b
                  ;xorb
534
535
536
   537
   ;;
                                                                            ;;
538 ;;
       This part of the code strips off the DNP 3.0 header from the received data ;;
539 ;;
                                                                            ;;
540
   541
542
543 ;; For each byte of DNP header we assign a flag number in receive_flag
544 ;; This flag number is used to distinguish a particular byte of DNP header
545
   ;
546
547
548
549
    syncl_recv:
                  cmpb
                         receive_flag,#0000000b
550
                         sync2_recv
                  jgt
551
552
                  ;
553
                  ;; Check the first synchronize byte
554
                  ;
555
                         buf_data, synchronize
                  cmpb
556
                  jne
                         clear recv1
557
                  incb
                         receive_flag
558
559
                  call
                         initializeCRC
                                                      ; compute CRC for DNP header
                  ldb
560
                         CRCin, buf_data
                  call
561
                         computeCRC
562
                  sjmp
                         fin_write
563
564
                         receive_flag,#0000001b
565
    sync2_recv:
                  cmpb
566
                         length_recv
                  jgt
567
568
                  ;
```

569		;; Chec	k the second synchronize byte	
570 571		; amph	but data gradraniza	
571 572		cmpb jne	buf_data,synchronize clear_recv1	
573		incb	receive_flag	
574 575		ldb	CRCin,buf_data	; compute CRC for DNP header
576		call	computeCRC	, compute the for buy neader
577		sjmp	fin_write	
578 579				
580	length_recv:	cmpb	receive_flag,#00000010b	
581		jgt	link_recv	
582 583		;		
584			e remaining frame length (to be	received)
585		;		
586 587		;;;;;;;	, , , , , , , , , , , , , , , , , , , ,	
588		incb	receive_flag	
589 590		ldb	CRCin,buf_data	; compute CRC for DNP header
591		call	computeCRC	, compare the for bir header
592		sjmp	fin_write	
593 594				
595	link_recv:	cmpb	receive_flag,#00000011b	
596		jgt	dest1_recv	
597 598		;		
599			k the link control	
600		;		
601 602			iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	
602		,յսաք ս	o clear_recv if check fails	
604		incb	receive_flag	
605 606		ldb	and in buf data	· compute ODD for DND boader
607		call	CRCin,buf_data computeCRC	; compute CRC for DNP header
608		sjmp	fin_write	
609 610				
611	dest1_recv:	cmpb	receive_flag,#00000100b	
612	—	jgt	dest2_recv	
613 614				
615		; ;; Chec	k the upper byte of destination	address
616		;		
617 618		cmpb	buf_data,my_add_H	
619		jne incb	clear_recv1 receive_flag	
620				
621		ldb	CRCin, buf_data	; compute CRC for DNP header
622 623		call sjmp	computeCRC fin_write	
624		JI		
625	-l			
626 627	clear_recv1:	sjmp	clear_recv	
628				
629	dest2_recv:	cmpb	receive_flag,#00000101b	
630 631		jgt	srcl_recv	
632		;		
633			k the lower byte of destination	address
634 635		; cmpb	buf_data,my_add_L	
636		jne	clear_recv	
637		incb	receive_flag	
638 639		ldb	CRCin,buf_data	; compute CRC for DNP header
000				. Ismpate the for but neader

640 641 642		call sjmp	computeCRC fin_write
643 644 645 646	<pre>src1_recv:</pre>	cmpb jgt	receive_flag,#00000110b src2_recv
647 648 649		; ;; Chec ;	k the upper byte of source address
650 651 652		cmpb jne incb	buf_data,master_add_H clear_recv receive_flag
653 654 655 656 657		ldb call sjmp	CRCin,buf_data ; compute CRC for DNP header computeCRC fin_write
658 659 660 661	<pre>src2_recv:</pre>	cmpb jgt	<pre>receive_flag,#00000111b crc_recv</pre>
662 663 664		; ;; Chec ;	k the lower byte of source address
665 666 667		cmpb jne incb	buf_data,master_add_L clear_recv receive_flag
668 669 670		ldb call	CRCin,buf_data ; compute CRC for DNP header computeCRC
671 672 673		sjmp	fin_write
674 675 676	crc_recv:	cmpb jgt	receive_flag,#00001000b data_recv
677 678 679		; ;; Chec ;	k the CRC
680 681 682		ldb call call	CRCin,#00h computeCRC resultCRC
683 684			e buf_data with CRCout
685 686 687		cmpb jne	o clear_recv if check fails buf_data,CRCout clear_recv
688 689 690		incb sjmp	receive_flag fin_write
691 692 693 694	data_recv:	cmpb jgt ldb	receive_flag,#00001001b dataCRC_recv read_buffer,buf_data
695 696 697		incb sjmp	receive_flag fin_write
698 699 700 701 702	dataCRC_recv:	; if su	CRC byte received with that computed on read_buffer ccessful then process the request i.e. jump to check_io jump to clear_recv
703 704 705		call ldb call	initializeCRC CRCin,read_buffer computeCRC
706 707 708 709		ldb call call	CRCin,#00h computeCRC resultCRC
710		;compar	e buf_data with CRCout

711 ; if comparision true => proceed else jump to check_io 712 cmpb buf_data,CRCout 713 jne clear_recv 714 715 ldb buf_data,read_buffer 716 ldb receive_flag,#00h check_io 717 sjmp 718 719 720 clear_recv: ; ;; One or more of the DNP checks failed => Data corrupted 721 722 ;; Sender has to re-transmit => receive_flag set to 00h 723 ; 724 receive_flag,#00h 725 ldb 726 sjmp fin_write ;exit RI interrupt handler 728 729 ;..... check_io: ; 732 ;; To check for rms/avg value read or digital output 733 ; 734 andb read_rg,buf_data,#40h 735 read_req jne 736 737 write_req: ; 738 ;; Read values 739 740 ldb ah,#00h read_rg,buf_data,#20h 741 andb 742 je write_rms ldb ah,#08h 743 744 745 write_rms: ld fx,rms_recent 746 andb al, buf_data, #1fh 747 addb al,ah 748 749 ser_loop: je transmit 750 fx inc 751 inc fx 752 decb al ser_loop 753 sjmp 754 755 transmit: ; 756 ;; Trnsmit the byte read to the base station 757 ; 758 759 ldb transmit_buf1,[fx] 760 inc fx 761 ldb transmit_buf2,[fx] 762 ldb SBUF, synchronize 763 764 ; 765 ;; Start computing CRC for header 766 ; 767 call initializeCRC 768 ldb CRCin, synchronize computeCRC 769 call 770 771 fin_write sjmp 772 773 774 775 read_req: 776 ;; Digital output 777 778 ldb read_rg,#01h 779 andb fl,buf_data,#3fh 780 shlb read_rg,fl 781 xorb port1, read_rg

782 783 fin write: ret 784 785 786 ;------787 788 ;;; 789 ;; 790 ; Suroutine to handle TI interrupt 791 792 ti_req: 793 ;; This subroutine gets called when one byte-transmission completes 794 795 797 ;; ;; 798 ;; This part of the code appends DNP 3.0 header to the outgoing data ;; 799 ;; ;; 800 801 802 ; 803 ;; For each byte of DNP header sent we assign a flag number in send_flag 804 ;; This flag number is used to distinguish a particular byte of DNP header to be sent 805 ; 806 807 send_flag,#0000000b 808 sync2_send: cmpb 809 jgt length_send 810 811 ; 812 ;; Send Synchronize byte 2 813 ; 814 ldb SBUF, synchronize 815 incb send_flag 816 817 ldb CRCin, synchronize ; next byte to be computed CRC on computeCRC 818 call 819 fin_ti sjmp 820 821 822 send_flag,#0000001b length_send: cmpb 823 jgt link_send 824 825 ; 826 ;; Send the number of data bytes which follow the header 827 ; SBUF, #02h 828 ldb 829 830 CRCin,#02h ldb ; next byte to be computed CRC on 831 call computeCRC 832 incb send flag 833 sjmp fin_ti 834 835 836 link_send: cmpb send_flag,#00000010b 837 dest1_send jgt 838 839 : 840 ;; Link control 841 842 ldb SBUF, ACK 843 CRCin,ACK 844 ldb ; next byte to be computed CRC on 845 call computeCRC 846 incb send_flag 847 fin_ti sjmp 848 849 850 dest1_send: send_flag,#00000011b cmpb 851 dest2_send jgt 852

0 5 3										
853 854		; ;; Send	upper byte of Destina	tion	addre	ess				
855		;								
856 857		ldb	SBUF,master_add_H							
858		ldb	CRCin,master_add_H	;	next	byte	to be	computed	CRC	on
859		call	computeCRC							
860		incb	send_flag							
861 862		sjmp	fin_ti							
863										
864	dest2_send:	cmpb	send_flag,#00000100b							
865		jgt	src1_send							
866 867		;								
868			lower byte of Destina	tion	addre	ess				
869		;	2							
870		ldb	SBUF,master_add_L							
871 872		ldb	CRCin,master_add_L		nevt	byte	to be	computed	CPC	on
873		call	computeCRC	,	next	Dyce	LO DE	computed	CRC	011
874		incb	send_flag							
875		sjmp	fin_ti							
876 877										
878	<pre>src1_send:</pre>	cmpb	send_flag,#00000101b							
879	<u> </u>	jgt	src2_send							
880										
881 882		; Cond	upper byte of source	adday						
002 883		; Sena	upper byte of source	auure	288					
884		ldb	SBUF,my_add_H							
885						_	-	_		
886		ldb call		;	next	byte	to be	computed	CRC	on
887 888		incb	computeCRC send_flag							
889		sjmp	fin_ti							
890										
891 892	<pre>src2_send:</pre>	cmpb	send_flag,#00000110b							
893	SICZ_Sella.	jgt	crc_send							
894		55	—							
895		;								
896 897		;; Sena ;	lower byte of source	addre	ess					
898		ldb	SBUF,my_add_L							
899						_	-	_		
900		ldb	CRCin,my_add_L	;	next	byte	to be	computed	CRC	on
901 902		call incb	computeCRC send_flag							
903		sjmp	fin_ti							
904										
905 906	crc send:	cmpb	send_flag,#00000111b							
906 907		jgt	data sendl							
908		10-								
909		;								
910 911		;; CRC ;	check							
912		, ldb	CRCin,#00h							
913		call	computeCRC							
914		call	resultCRC							
915 916		ldb	SBUF, CRCout							
917		incb	send_flag							
918		sjmp	fin_ti							
919										
920 921	data_send1:	cmpb	send_flag,#00001000b							
922		jgt	data_send2							
923		ldb	SBUF,transmit_buf1							


```
924
                     inch
                             send_flag
925
                     sjmp
                             fin_ti
926
927
928 data_send2:
                     cmpb
                             send_flag,#00001001b
929
                     jgt
                             dataCRC_send
930
                     ldb
                             SBUF, transmit_buf2
931
                     incb
                             send_flag
932
                     sjmp
                             fin_ti
933
934
935
    dataCRC_send:
                     cmpb
                             send_flag,#00001010b
936
                     jgt
                             fin_transmit
937
938
                     ;
                     ;; CRC check
939
940
                     ;
941
                     call
                             initializeCRC
942
                     ldb
                             CRCin,transmit_buf1
943
                     call
                             computeCRC
944
                     ldb
                             CRCin, transmit_buf2
945
                     call
                             computeCRC
946
                     ldb
                             CRCin,#00h
947
                     call
                             computeCRC
948
                     call
                             resultCRC
949
950
                     ldb
                             SBUF, CRCout
951
                     incb
                             send_flag
952
                     sjmp
                             fin_ti
953
954
955
    fin_transmit:
                     ;
956
                     ;; Full packet transmitted
957
                     ;; Next packet transmission should from 1st byte of DNP header => send_flag = (
958
                     ;
959
960
                     ldb
                             send_flag,#00h
961
962
    fin_ti:
                     ret
963
964
965
    ; --
           _____
                                      _____
966
967
    ;;;
968 ;;
       Subroutines to compute 8 bit CRC (Cyclic Redundancy Check) of one byte
969 ;
970 ;
             @param CRCin - byte whose CRC has to be computed
971
             @return CRCout - one byte CRC
    ;
972
973
    initializeCRC: ldb
                             x0,#00h
974
                     ldb
                             x1,#00h
975
                     ldb
                             x2,#00h
976
                             x3,#00h
                     ldb
977
                     ldb
                             x4,#00h
978
                     ldb
                             x5,#00h
                             x6,#00h
979
                     ldb
980
                     ldb
                             x7,#00h
981
982
                     ret
983
984
985
986
    computeCRC:
                     ldb
                             CRCloop,#08h
987
988
    loopCRC:
                     ldb
                             tempIN,#00h
989
                     shlb
                             CRCin,#01h
990
                     addcb
                             tempIN, tempIN
991
                     ldb
                             tempReg1,x7
992
                     xorb
                             tempReg1,x1
993
                     ldb
                             tempReg2,x7
994
                     xorb
                             tempReg2,x0
```

995		ldb	tempReg3,x7
996		xorb	tempReg3,tempIN
997			
998		ldb	х7,хб
999		ldb	x6,x5
1000		ldb	x5,x4
1001		ldb	x4,x3
1002		ldb	x3,x2
1003		ldb	x2,tempReg1
1004		ldb	x1,tempReg2
1005		ldb	x0,tempReg3
1006			
1007		decb	CRCloop
1008		jne	loopCRC
1009		Jiie	Toobeire
1010		ret	
1011			
1012			
1013			
1014	resultCRC:	shlb	x7,#07h
1015		shlb	x6,#06h
1015			
		shlb	x5,#05h
1017		shlb	x4,#04h
1018		shlb	x3,#03h
1019		shlb	x2,#02h
1020		shlb	x1,#01h
1020			,
1021		ldb	CRCout,#00h
1023		addb	CRCout,x0
1024		addb	CRCout,x1
1025		addb	CRCout,x2
1026		addb	CRCout,x3
1027		addb	CRCout, x4
1028		addb	
			CRCout, x5
1029		addb	CRCout,x6
1030		addb	CRCout,x7
1031			
1032		ret	
1033			
1034			
1035			
1036	;		
1037			
1038			
1039	;;;		
1040	;;		
		ub routir	ne to build a lookup table to compute square root
1041	; This is a S	un rourli	TE CO DUITU A TOORUP CADIE CO COMPULE SQUALE LOOL
1042			
1043	sqrt_table:	ld	fx,#7500h
1044		ldb	al,#00h
1045		ld	bx,#0000h
1046		st	bx,[fx]
1040			~~
		4 1	-1
1048	store:	incb	al
1049		inc	fx
1050		inc	fx
1051		mulub	bx,al,al
1052			
		qt	
1050		st	bx,[fx]
1053		cmpb	al,#0ffh
1054		cmpb je	al,#0ffh done
1054 1055		cmpb	al,#0ffh
1054	done:	cmpb je	al,#0ffh done
1054 1055 1056	done:	cmpb je sjmp	al,#0ffh done
1054 1055 1056 1057	done:	cmpb je sjmp	al,#0ffh done
1054 1055 1056 1057 1058	done:	cmpb je sjmp	al,#0ffh done
1054 1055 1056 1057 1058 1059		cmpb je sjmp ret	al,#0ffh done store
1054 1055 1056 1057 1058 1059 1060		cmpb je sjmp ret	al,#0ffh done
1054 1055 1056 1057 1058 1059		cmpb je sjmp ret	al,#0ffh done store
1054 1055 1056 1057 1058 1059 1060		cmpb je sjmp ret	al,#0ffh done store
1054 1055 1056 1057 1058 1059 1060 1061 1062	;	cmpb je sjmp ret	al,#0ffh done store
1054 1055 1056 1057 1058 1059 1060 1061 1062 1063	;	cmpb je sjmp ret	al,#0ffh done store
1054 1055 1056 1057 1058 1059 1060 1061 1062	;	cmpb je sjmp ret	al,#0ffh done store

Assembly Code.asm

1066 1067 1068 1069 1070 1071 1072 1073 1074	disp:	ld ld ldb lcall ld ld ret	<pre>disp_data_temp,ax disp_data_tmp1,fx ax,disp_data el,#06h serial_lib fx,disp_data_tmp1 ax,disp_data_temp</pre>
1075 1076	end		

Appendix B: LabVIEW 7.1 Codes (Written with a PC) sem2_1.vi D:\personal\courses\BTP\Sem2 Codes\sem2_1.vi Last modified on 4/4/2006 at 1:09 PM Printed on 4/16/2006 at 11:12 PM






Page 1

DNP: 1


DNP_in_2.vi D:\personal\courses\BTP\Sem2 Codes\DNP_in_2.vi Last modified on 4/4/2006 at 11:50 AM Printed on 4/16/2006 at 11:09 PM



DNP_out_2.vi

D:\personal\courses\BTP\Sem2 Codes\DNP_out_2.vi Last modified on 4/4/2006 at 1:09 PM

Printed on 4/16/2006 at 11:07 PM





CRC_1.vi D:\personal\courses\BTP\Sem2 Codes\CRC_1.vi Last modified on 4/4/2006 at 1:14 PM Printed on 4/16/2006 at 11:10 PM

